

00
10/27/00
PLATINUM
PATENT
APPLICATION

Docket No.: 43889-992

US PTO
JC841 09/697429
10/27/00

UTILITY PATENT APPLICATION
UNDER 37 CFR 1.53(b)

Box PATENT APPLICATION
Assistant Commissioner for Patents
Washington, DC 20231
Sir:

Transmitted herewith for filing is the patent application of:

INVENTOR: Takenobu TANI
FOR: MICROPROCESSOR AND PROGRAM MODIFICATION METHOD IN THE
MICROPROCESSOR

Enclosed are:

26 pages of specification, claims, abstract.
 Declaration and Power of Attorney.
 Priority Claimed.
 Certified copy of Japanese Patent Application No. 11-308140
 11 sheets of formal drawing.
 An assignment of the invention to Matsushita Electric Industrial Co., Ltd.
and the assignment recordation fee.
 An associate power of attorney.
 A verified statement to establish small entity status under 37 CFR 1.9 and 37 CFR 1.27.
 Information Disclosure Statement, Form PTO-1449 and reference.
 Return Receipt Postcard

The filing fee has been calculated as shown below:

ITEM	NO. OF CLAIMS	EXTRA CLAIMS	RATE	AMOUNT
Total Claims	9	-20	\$18.00	\$0.00
Independent Claims	2	-3	\$80.00	\$0.00
Multiple Dependent Claim(s)				\$0.00
Basic Fee				\$710.00
Total of Above Calculations				\$710.00
Less ½ for Small Entity				\$0.00
Assignment & Recording Fee				\$40.00
Total Fee				\$750.00

Please charge my Deposit Account No. 500417 in the amount of \$750.00. A duplicate copy of this sheet is enclosed.

The Commissioner is hereby authorized to charge payment of the following fees associated with this communication or credit any overpayment to Deposit Account No. 500417. A duplicate copy is enclosed.

Any additional filing fees required under 37 CFR 1.16.

The Commissioner is hereby authorized to charge payment of the following fees during the pendency of this application or credit any overpayment to Deposit Account No. 500417. A duplicate copy of this sheet is enclosed.


Any patent application processing fees under 37 CFR 1.17.

Any filing fees under 37 CFR 1.16 for presentation of extra claims.



Respectfully submitted,

MCDERMOTT, WILL & EMERY



Michael E. Fogarty
Registration No. 86,139

600 13th Street, N.W.
Washington, DC 20005-3096
(202) 756-8000 MEF:dtb
Date: October 27, 2000
Facsimile: (202) 756-8087

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of

Takenobu TANI

Serial No.: Group Art Unit:

Filed: October 27, 2000 Examiner:

For: MICROPROCESSOR AND PROGRAM MODIFICATION METHOD IN THE
MICROPROCESSOR



CLAIM OF PRIORITY AND
TRANSMITTAL OF CERTIFIED PRIORITY DOCUMENT

Assistant Commissioner for Patents
Washington, DC 20231

Sir:

In accordance with the provisions of 35 U.S.C. 119, Applicant hereby claims the priority of:

Japanese Patent Application No. 11-308140,
filed October 29, 1999

cited in the Declaration of the present application. A certified copy is submitted herewith.

Respectfully submitted,

MCDERMOTT, WILL & EMERY

A handwritten signature in black ink, appearing to read 'mef'.

Michael E. Fogarty
Registration No. 36,139

600 13th Street, N.W.
Washington, DC 20005-3096
(202) 756-8000 MEF:dtb
Date: October 27, 2000
Facsimile: (202) 756-8087

MICROPROCESSOR AND PROGRAM MODIFICATION METHOD
IN THE MICROPROCESSOR

BACKGROUND OF THE INVENTION

5 The present invention belongs to a technique related with a program modification feature in a microprocessor.

A microprocessor receives instructions composing a program from a storage device, and decodes the instructions with the decoder to control its constituent device such as a calculation 10 device, an input device, an output device, a storage device, or a control device depending on the contents of the instructions, thereby to proceed processes in sequence. The microprocessor which is referred to in this specification includes a microcomputer, a micro controller and a digital signal 15 processor.

Figure 11 is a diagram showing the rough structure of a general microprocessor. As shown in the diagram, the program counter 10 supplies an instruction storage unit 100 composed of a ROM 101 (or RAM) with the address of an instruction to 20 be executed next. The instruction storage unit 100 outputs instruction data in accordance with the received address to a decoder 40. Through these operations, the processes are executed in sequence.

Assume that the program stored in the ROM 101 composing 25 the instruction storage unit 100 contains a bug or a modification

of specification. In this case, it is impossible to modify the contents of the program stored in the ROM 101 after the fabrication of the microprocessor, so that the program modification requires the make-over of the microprocessor with 5 a new ROM. This undesirably boosts the cost of manufacturing and delays the delivery of the product.

In order to eliminate the need for the make-over, conventional microprocessors have a program modification feature that enables the program to be modified even after the 10 fabrication of the microprocessors.

Figure 12 shows the structure of a microprocessor with a conventional program modification feature. In the structure, the program counter 10 supplies the instruction storage unit 100 with an instruction address via an instruction address bus. 15 The instruction storage unit 100 includes the ROM 101 which has programs stored. In the instruction modification unit 110, a modifying address storage unit 111 holds the address value to be modified, and a substitutive instruction storage unit 112 holds the substitutive instruction data to be substituted 20 for an instruction with a bug. An address comparator 113 compares the address value held in the modifying address storage unit 111 with the address value outputted from the program counter 10 every machine cycle and supplies an instruction selector 114 with an address match signal indicating whether or not these 25 values match with each other. The instruction selector 114

1 selects the substitutive instruction data stored in the
2 substitutive instruction storage unit 112 when the address match
3 signal indicates the match between the address values, and
4 selects the instruction data stored in the instruction storage
5 unit 100 when the signal indicates the mismatch between the
6 address values so as to output the instruction data to the decoder
7 40.

8 As described hereinbefore, the conventional program
9 modification feature is achieved as follows: a modifying address
10 which is the address of an instruction to be modified and a
11 substitutive instruction are held in a pair, and when the
12 instruction address outputted from the program counter 10
13 matches with the modifying address, the instruction data of
14 the instruction address is substituted by the substitutive
15 instruction data and supplied to the decoder 40.

PROBLEMS TO BE SOLVED

16 However, the conventional structure shown in Figure 12 has
17 the following problems.

18 As a first problem, in this structure one instruction can
19 basically substitute for one instruction only. In order to
20 substitute for more than one instruction, it is necessary to
21 provide more than one instruction modification unit 110 or to
22 operate the unit 110 more than one time. The former leads to
23 an increase in the circuit size, whereas the latter requires
24

branch instructions or interrupt processes with useless machine cycles for the execution process of the inherently needless instructions. What is worse, the number of interrupts that the user can use is decreased by the use of the interrupt processes.

An increase in the branch instructions or in the interrupt processes has been a serious problem at the product level in recent years. For example, when an instruction with a bug is in a deep site of the repetitive loop, even if the added steps are several in one execution, tens or hundreds times as many as the steps are actually to be spent in vain. This problem becomes particularly serious in digital signal processors because they usually have a multiplexed repetitive loop due to the nature of their calculation process. Furthermore, in products used in real time, even a several-step increase has a great influence.

As another problem, program modification attended with an increase in the number of instructions requires the provision of a storage unit for additional instructions aside from the substitutive instruction storage unit 112. This undesirably increases the circuit size.

SUMMARY OF THE INVENTION

An object of the present invention is in a microprocessor to realize a program modification function not attended with unnecessary branch instructions or interrupt processes.

Another object is in a microprocessor to realize a program modification feature attended with an increase in the number of instructions by a simple structure.

To be more specific, the present invention is a microprocessor provided with a program modification function comprising: an instruction storage unit including a ROM for storing instructions composing a program to be processed and a modified instruction storage unit for storing a modified instruction for program modification; and an address translation unit for receiving an instruction address of an instruction stored in said ROM and for translating the instruction address into a substitutive address at which the modified instruction is stored in said modified instruction storage unit when the instruction address matches with a modifying address which is an address of an instruction to be modified, said address translation unit outputting the substitutive address to said instruction storage unit instead of the instruction address.

According to the present invention, an instruction to be modified can be substituted by a modified instruction stored in the modified instruction storage unit by translating the address to be supplied to the instruction storage unit. Consequently, program modification can be achieved without the execution of unnecessary branch instructions or interrupt processes. Furthermore, contiguous address areas can be

modified, so that program modification can be performed not only in units of one word but also in units of a block consisting of several words.

The address translation unit is preferably so composed that 5 the bit width to be the translation target is changeable when the instruction address is translated into the substitutive address.

The address translation unit is preferably composed of a memory which outputs translated addresses in accordance with 10 the received instruction addresses. Alternatively, the address translation unit is preferably composed of a field programmable logic which outputs translated addresses in accordance with received instruction addresses.

It is preferable that said modified instruction storage 15 unit stores an additional instruction for program modification and further stores a branch instruction at the substitutive address, the branch instruction having as a branch target an address of the additional instruction. As a result, the program modification attended with an increase in the number of 20 instructions can be realized in a simple structure.

The present invention is a method for program modification in a microprocessor provided with an instruction storage unit including a ROM for storing instructions composing a program to be processed and a modified instruction storage unit for 25 storing a modified instruction for program modification,

comprising the steps of: comparing an instruction address of an instruction stored in said ROM with a modifying address which is an address of an instruction to be modified; translating the instruction address into a substitutive address at which 5 the modified instruction is stored in said modified instruction storage unit when the instruction address and the modifying address match with each other; and providing said instruction storage unit with the substitutive address instead of the instruction address.

10 According to the present invention, an instruction to be modified can be substituted by a modified instruction stored in the modified instruction storage unit by translating the address to be supplied to the instruction storage unit. Consequently, program modification can be achieved without the 15 execution of unnecessary branch instructions or interrupt processes. Furthermore, contiguous address areas can be modified, so that program modification can be performed not only in units of one word but also in units of a block consisting of several words.

20 It is preferable that, before said address comparison, an additional instruction for program modification is stored to said modified instruction storage unit; and a branch instruction is stored at the substitutive address, the branch instruction having as a branch target an address of the additional 25 instruction.

BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 shows the structure of the microprocessor with the program modification feature of the first embodiment of the present invention.

Figure 2 shows an example of address translation of the first embodiment of the present invention.

Figure 3 shows another example of address translation of the first embodiment of the present invention.

10 Figure 4 shows an example of the specific structure of the address translation unit shown in Figure 1.

Figure 5 shows an example of the behavior of the address translation unit shown in Figure 4.

Figure 6 shows another example of the structure of the address translation unit shown in Figure 1.

Figure 7 shows an example of the structure of the address translation unit having a modifiable bit width for address translation.

Figure 8 shows the structure where the address translation unit is composed of memory.

Figure 9 shows an example of correspondence relation between input addresses and output addresses for address translation.

Figure 10 shows the structure where the address translation unit is composed of a field programmable logic.

25 Figure 11 shows a general structure of a microprocessor.

Figure 12 shows the structure of a microprocessor with the conventional program modification feature.

DETAILED DESCRIPTION OF THE INVENTION

5 The embodiment of the present invention will be described as follows with reference to the drawings.

Figure 1 shows the structure of the microprocessor with the program modification feature of the embodiment of the present invention. In the structure, the program counter 10 supplies 10 an address translation unit 20 with an instruction address via an instruction address bus. The address translation unit 20 translates the received instruction address when it is necessary for program modification. An instruction storage unit 30 receives not the instruction address value outputted from the 15 program counter 10 but the address value obtained by the translation in the address translation unit 20 in accordance with the program modification, and outputs the instruction data of the address value to the decoder 40.

The instruction storage unit 30 comprises a ROM 31 which 20 stores instructions composing a program to be processed and a modified instruction storage unit 32 which stores modified instructions for program modification. The ROM 31 and the modified instruction storage unit 32 are both assigned an address space for the microprocessor to be accessible to. When the 25 instruction address received matches with the modifying address

which is an address of an instruction necessary to be modified, the address translation unit 20 translates the instruction address into a substitutive address at which the modified instruction is stored in the modified instruction storage unit

5 32.

Figure 2 shows a memory map depicting the address space in the instruction storage unit 30 to show an example of the address translation of the present embodiment. In Figure 2, the ROM 31 has a storage capacity of 48 kiloword mapped from address 0000 to address BFFF, whereas the modified instruction storage unit 32 has a storage capacity of 4 kiloword mapped from address C000 to address CFFF.

Assuming that the instruction stored at address 1000 in the ROM 31 has a bug, the modified instruction data is stored at the substitutive address (address C800 in Figure 2) within the storage area of the modified instruction storage unit 32.

Then, the address translation unit 20 is so set that the entered instruction address of address 1000 is translated into the substitutive address of address C800. When the program counter

20 10 outputs address 1000 as the instruction address during the execution of the program, the instruction storage unit 30 receives address C800 of the substitutive address instead of the address 1000 through the address translation in the address translation unit 20. The decoder 40 receives the instruction 25 data stored in address C800. Thus, the instruction at address

1000 can be substituted by the instruction at address C800. By this system, any instruction with an address in the ROM 31 can be substituted by the instruction data of a desired address in the modified instruction storage unit 32 to realize program 5 modification. This instruction substitution does not require branch instructions or interrupts to spend useless machine cycles or to increase the number of dynamic steps.

Figure 3 shows another example of the address translation of the present embodiment. In the modified instruction storage 10 unit 32, a branch instruction is stored in the location indicated by the substitutive address or at address C800, whereas additional instructions for program modification are stored in the branch target of this branch instruction or at address CA00 and the subsequent addresses. As a result, program 15 modification involving an increase in the number of instructions can be easily realized.

To be more specific, the modification of the instruction address 1000 to the substitutive address C800 makes the branch instruction at address C800 be executed. Then, the additional 20 instructions stored at address CA00 of the branch target and the subsequent addresses are executed accordingly. The modified instruction storage unit 32 is assigned the address space for the microprocessor to be accessible to, so that the storage unit can be shared for instruction substitution and 25 instruction addition, which achieves the program modification

involving an increase in the number of instructions in a simple structure without providing an additional circuit.

The modified instruction storage unit 32 can be realized by either recordable memory such as RAM, EEPROM, flash memory and FeRAM or read only memory (ROM). When the modified instruction storage unit 32 is composed of recordable memory, a desired program modification is possible after the fabrication of the microprocessor. When the unit 32 is composed of ROM, on the other hand, program modification preset during the fabrication only is possible. In this case, various program modifications can be set in advance to select one of them in accordance with the usage of the microprocessor.

Figure 4 shows an example of the specific structure of the address translation unit 20, in which M upper bits of the instruction address are translated.

In the address translation unit 20, not all bits of the instruction address must be translated. When specific upper bits are exclusively translated, leaving the other bits untranslated, the bit width to be translated can be small to realize high-speed address translation and to speed up the readout operation of the instruction storage unit 30. For example, the translation from address 1000 to address C8000 is realized by the translation of only 5 upper bits of the 16-bit instruction address. The program modification in this case is carried out by using as a unit a 2-kiloword area represented

by 11 lower bits.

In Figure 4, a modifying address storage unit 21 holds the value of M upper bits as the predetermined bits of the modifying address indicating the address area to be modified, while a substitutive address storage unit 22 holds the value of M upper bits of the substitutive address indicating the address area of the substitutive target. An address comparator 23 compares the value of M upper bits of the instruction address outputted from the program counter 10 with the value held in the modifying address storage unit 21, determines whether or not these values match with each other, and outputs a signal indicating the determination results to an address selector 24.

When the signal from the address comparator 23 indicates the match between the bit values, or when the address comparator 23 determines the match between the bit values, the address selector 24 outputs the value held in the substitutive address storage unit 22 as the value of M upper bits of a new instruction address. On the other hand, when the signal from the address comparator 23 indicates the mismatch between the bit values, or when the address comparator 23 determines the mismatch between the bit values, the address selector 24 outputs the value of the M upper bits received from the program counter 10 as the value of M upper bits of a new instruction address.

(N-M) low order bits of the instruction address excluded from the address comparison are supplied from the program counter

10 directly to the instruction storage unit 30. The instruction storage unit 30 combines the M upper bits of the new instruction address outputted from the address selector 24 and the (N-M) low order bits of the instruction address outputted from the 5 program counter 10 to produce a new instruction address, and outputs the instruction data of the new instruction address to the decoder 40.

Although it is not shown in Figure 4, a rewrite pass for rewriting the stored bit values can be provided to the modifying 10 address storage unit 21 and the substitutive address storage unit 22, so as to make stored bit values be rewritten before the execution of the program. Alternatively, the modifying address storage unit 21 and the substitutive address storage unit 22 can be structured to be rewritable during the execution 15 of a program like a control register to which the microprocessor is accessible. This structure realizes modification of plural parts of a program with the single address comparator 23.

Although the upper bits of an instruction address are translated in the structure shown in Figure 4, it goes without 20 saying that all bits can be translated.

Figure 5 shows an example of the behavior of the structure shown in Figure 4. In this example, 8 upper bits of the 16-bit instruction address are predetermined for comparison and modification so as to substitute and modify the program stored 25 in the ROM 31 every 256 word area. The ROM 31 has a storage

capacity of 48 kiloword mapped from address 0000 to address BFFF, whereas the modified instruction storage unit 32 is RAM with a storage capacity of 4 kiloword mapped from address C000 to address CFFF.

5 In Figure 5, assume that the program has a bug between address 4700 and address 47FF in the ROM 31. The 8 upper bits (namely "47") of the address with the bug are set in the modifying address storage unit 21. Then, 8 upper bits (namely "C0") of the substitutive address are set in the substitutive address storage 10 unit 22 so that the area from address C000 to C0FF in the modified instruction storage unit 32 are used for program modification. Furthermore, instruction data which has been modified are written in the area between address C000 and address C0FF of the modified instruction storage unit 32.

15 When the program counter 10 outputs an instruction address from among addresses 4700 to 47FF during the execution of a program, the address comparator 23 supplies the address selector 24 with a signal indicating that the value of the 8 upper bits of this instruction address match with the value "47" stored 20 in the modifying address storage unit 21. Upon receipt of this signal, the address selector 24 selects the value "C0" stored in the substitutive address storage unit 22 instead of the value "47" of the 8 upper bits of the instruction address supplied from the program counter 10, and outputs the selected value 25 to the instruction storage unit 30.

Thus, as a result of accessing the instruction addresses from 4700 to 47FF, the substitutive addresses from C000 to C0FF are actually accessed to realize the program modification in 256 word. Since address C100 to address CFFF are not used, 5 a branch instruction having a branch target in the area from address C100 to address CFFF can be described in the area from address C000 to address C0FF to achieve the addition and insertion of instructions without providing an additional circuit.

Figure 6 shows another example of the structure of the 10 address translation unit. In the structure, the address translation unit 20A comprises two address translation units 20a and 20b for translating the upper bits of an instruction address. The first address translation unit 20a comprises a modifying address storage unit 21a, a substitutive address storage unit 15 22a and an address comparator 23a, whereas the second address translation unit 20b comprises a modifying address storage unit 21b, a substitutive address storage unit 22b and an address comparator 23b. An address selector 25 is shared by the first and second address translation units 20a, 20b. As shown in 20 Figure 6, providing plural address translation units realizes modification of plural parts in a sequence of a program.

In addition, the address translation units can be so structured that the bit width to be translated is changeable in translating the instruction address into the substitutive 25 address.

Figure 7 shows the structure of the address translation unit, where the bit width for address translation is changeable. The address translation unit 20B shown in Figure 7 comprises two address comparators and two address selectors. The first 5 address comparator 54a and the first address selector 55a perform address comparison and address translation of M1 upper bits, whereas the second address comparator 54b and the second address selector 55b perform address comparison and address translation of M2 middle bits. The modifying address storage unit 51 stores 10 the M1 upper bits and the M2 middle bits of the modifying address, and supplies the M1 upper bits and the M2 middle bits to the first address comparator 54a and the second address comparator 54b, respectively. The substitutive address storage unit 52 stores M1 upper bits and M2 middle bits of the substitutive 15 address, and supplies the M1 upper bits and the M2 middle bits to the first address selector 55a and the second address selector 55b, respectively.

A modifying range designation unit 53a holds and outputs "0" or "1". The bit width for address translation can be set 20 and changed in accordance with the value held by the modifying range designation unit 53a. The modifying range designation unit 53a and a 3-input AND gate 53b compose translation range setting means 53.

When the modifying range designation unit 53a outputs "0", 25 the 3-input AND gate 53b outputs "0" regardless of the value

of the output signal of the second address comparator 54b, so that the second address selector 55b outputs the M2 middle bits of the instruction address supplied from the program counter 10 regardless of the determination results of the second address 5 comparator 54b. Consequently, only the M1 upper bits of the instruction address supplied from the program counter 10 becomes the target of address translation.

On the other hand, when the modifying range designation unit 53a outputs "1", the second address selector 55b performs address translation of the M2 middle bits of the instruction address in accordance with the determination results of the first and second address comparators 54a, 54b. Consequently, (M1+M2) upper bits of the instruction address supplied from the program counter 10 become the target of the address 15 translation.

In this manner, setting the storage value of the modifying range designation unit 53a makes it possible to set the bit width for address translation at two different values of the 20 M1 upper bits and the (M1+M2) upper bits. To be more specific, the M2 middle bits are included in the bits to be translated when "1" is stored in the modifying range designation unit 53a, and is excluded from the bits when "0" is stored in the unit 53a. In other words, whether the M2 middle bits are designated 25 as the bits to be translated or not can be set by the storage

value of the modifying range designation unit 53a.

Therefore, providing the translation range setting means 53, the second address comparator 54b and the second address selector 55b more than one unit each can further increase the 5 patterns for the bit width to be translated. Moreover, when the translation range setting means 53, the second address comparator 54b and the second address selector 55b shown in Figure 7 are provided at each bit of the instruction address, any bit can be set as the translation target.

10 A reduction in the bit width to be the target of address translation achieves high-speed address translation and high-speed memory access. On the contrary, an increase in the bit width to be the target of address translation undesirably extends the time required for the address translation; however,

15 less area is modified at one time, thereby making it possible to divide the modified instruction storage unit into more areas. Thus, the substitution of a bit width for another to be the target of address translation while a program is in execution realizes effective use of the storage capacity of the modified 20 instruction storage unit, thereby improving the flexibility of program modification.

As shown in Figure 8, the address translation unit may be composed of a memory 20C for the address translation which outputs translation addresses in accordance with entered instruction 25 addresses. The memory 20C for address translation may store

the address correspondence like the one shown in Figure 9. In Figure 9, only 8 upper bits of the 16-bit address are the target of address translation; when the instruction address is 47XX, COXX is outputted as the substitutive address. The ~~eight~~ lower 5 bits are supplied directly to the instruction storage unit 30 without being translated. This brings about the simplification of the circuit and high-speed address translation. It goes without saying that all the bits in the address can be the target of translation.

10 As shown in Figure 10, the address translation unit may be composed of the field programmable logic 20D which outputs translated addresses in accordance with entered instruction addresses. In this case, the address correspondence shown in Figure 9 can be realized logically by the field programmable 15 logic 20D.

As described hereinbefore, the present invention can achieve program modification without the execution of unnecessary branch instructions or interrupt processes. Furthermore, contiguous address areas can be modified. The 20 program modification involving an increase in the number of instructions can be realized with a simple structure.

WHAT IS CLAIMED IS:

1. A microprocessor provided with a program modification function comprising:

an instruction storage unit including a ROM for storing 5 instructions composing a program to be processed and a modified instruction storage unit for storing a modified instruction for program modification; and

an address translation unit for receiving an instruction address of an instruction stored in said ROM and for translating 10 the instruction address into a substitutive address at which the modified instruction is stored in said modified instruction storage unit when the instruction address matches with a modifying address which is an address of an instruction to be modified,

15 said address translation unit outputting the substitutive address to said instruction storage unit instead of the instruction address.

2. The microprocessor of claim 1, wherein,

20 said address translation unit comprises:

a modifying address storage unit for holding a value of a predetermined bit of the modifying address;

an address comparator for comparing a value of said 25 predetermined bit of the received instruction address with the value held in said modifying address storage unit to determine

whether or not these values match with each other;
a substitutive address storage unit for holding a value
of said predetermined bit of the substitutive address; and
an address selector for receiving determination results
5 of said address comparator, outputting as a value of said
predetermined bit of a new instruction address, the value held
in said substitutive address storage unit when the received
results indicate that these values match with each other, and
otherwise, the value of said predetermined bit of the instruction
10 address.

3. The microprocessor of claim 1, wherein said address
translation unit is so composed that a bit width to be a
translation target is changeable when the instruction address
15 is translated into the substitutive address.

4. The microprocessor of claim 3, wherein said address
translation unit comprises:

a modifying address storage unit for holding a value of
20 a predetermined bit of the modifying address;
an address comparator for comparing a value of said
predetermined bit of the instruction address with the value
held in said modifying address storage unit to determine whether
or not these values match with each other;
25 a substitutive address storage unit for holding a value

of said predetermined bit of said substitutive address;
10 an address selector for receiving determination results
of said address comparator, outputting as a value of said
predetermined bit of a new instruction address, the value held
5 in said substitutive address storage unit when the received
results indicate that these values match with each other, and
otherwise, the value of said predetermined bit of the instruction
address; and

15 a translation range setting means capable of setting whether
or not said predetermined bit is designated as a translation
target bit, said translation range setting means making said
address selector output the value of said predetermined bit
of the instruction address, regardless of the determination
results of said address comparator when said predetermined bit
is not designated as the translation target bit.

5. The microprocessor of claim 1, wherein said address
translation unit is composed of a memory which outputs translated
addresses in accordance with received instruction addresses.

20

6. The microprocessor of claim 1, wherein said address
translation unit is composed of a field programmable logic which
outputs translated addresses in accordance with received
instruction addresses.

25

7. The microprocessor of claim 1, wherein said modified instruction storage unit stores an additional instruction for program modification and further stores a branch instruction at the substitutive address, the branch instruction having as 5 a branch target an address of the additional instruction.

8. A method for program modification in a microprocessor provided with an instruction storage unit including a ROM for storing instructions composing a program to be processed and 10 a modified instruction storage unit for storing a modified instruction for program modification, comprising the steps of:

comparing an instruction address of an instruction stored in said ROM with a modifying address which is an address of an instruction to be modified;

15 translating the instruction address into a substitutive address at which the modified instruction is stored in said modified instruction storage unit when the instruction address and the modifying address match with each other; and

20 providing said instruction storage unit with the substitutive address instead of the instruction address.

9. The method of claim 8 further comprising the steps of, before said address comparison,

25 storing an additional instruction for program modification to said modified instruction storage unit; and

storing a branch instruction at the substitutive address,
the branch instruction having as a branch target an address
of the additional instruction.

03597429 - 102700

ABSTRACT OF DISCLOSURE

The microprocessor is provided with a program modification function not attended with unnecessary branch instructions or interrupt processes. The instruction storage unit includes

5 ROM for storing instructions composing a program to be processed and a modified instruction storage unit for storing modified instructions for program modification. When the upper bits of an instruction address supplied from the program counter match with the upper bits of the modifying address, the address

10 translation unit translates the upper bits of the instruction address into the upper bits of the substitutive address where the modified instruction is stored in the modified instruction storage unit.

15

Fig. 1




Fig. 2




Fig. 3




Fig. 4




Fig. 5




Fig. 6




Fig. 7




Fig. 8




Fig. 9

input address	output address
00	00
01	01
...	...
47	C0
...	...

Fig. 10




Fig. 11
PRIOR ART





Fig. 12
PRIOR ART



COMBINED DECLARATION/POWER OF ATTORNEY
FOR PATENT APPLICATION

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

MICROPROCESSOR AND PROGRAM MODIFICATION METHOD IN THE
MICROPROCESSOR, the specification of which

(check one) is attached hereto.

— was filed on _____ as
Application Serial No. _____.

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations, § 1.56(a).

I hereby claim foreign priority benefits under Title 35, United States Code, § 119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Prior Foreign Application(s)	Priority Claimed		
11-308140 (Number)	JAPAN (Country)	29/10/1999 (Day/Month/Year Filed)	<input checked="" type="checkbox"/> Yes <input type="checkbox"/> No
_____ (Number)	_____ (Country)	_____ (Day/Month/Year Filed)	_____ Yes _____ No
_____ (Number)	_____ (Country)	_____ (Day/Month/Year Filed)	_____ Yes _____ No

I hereby claim the benefit under Title 35, United States Code, § 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, § 1.56(a) which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

(Appln. Serial No.)	(Filing Date)	(Status-patented, pending, abandoned)
(Appln. Serial No.)	(Filing Date)	(Status-patented, pending, abandoned)

I hereby appoint as my attorneys, with full power of substitution and revocation, to prosecute the patent application identified above and to transact all business in the U.S. Patent and Trademark Office connected therewith: Raphael V. Lupo (Reg. No. 28,363); Jack Q. Lever, Jr. (Reg. No. 28,149); Kenneth L. Cage (Reg. No. 26,151); Stanislaus Aksman (Reg. No. 28,562); Paul Devinsky (Reg. No. 28,553); Edward E. Kubasiewicz (Reg. No. 30,020), Michael E. Fogarty (Reg. No. 36,139); Brian E. Ferguson (Reg. No. 36,801); Robert W. Zelnick (Reg. No. 36,976); and Wilhlem F. Gadiano (Reg. No. 37,136).

Please address all correspondence and telephone calls to:

Jack Q. Lever, Jr
McDERMOTT, WILL & EMERY
600 Thirteenth Street, N.W.
Washington, D.C. 20005-3096
(202) 756-8000

The undersigned hereby authorizes the U.S. attorneys named herein to accept and follow instructions from Maeda Patent Office as to any action to be taken in the Patent and Trademark Office regarding this application without direct communication between the U.S. attorney and the undersigned. In the event of a change in the persons from whom instructions may be taken, the U.S. attorneys named herein will be so notified by the undersigned.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full name of sole or first inventor Takenobu TANI

Inventor's signature Takenobu TANI Date Oct. 20, 2000
Residence* Nara, Japan Citizenship Japan
Post Office Address 898-9, Shinmachi, Yamatokoriyama-shi, Nara 639-1054, Japan

* City and State, or City and Country for foreign inventors